Deebakkarthi Chinnasame Rani

• Academics
• Research
• Projects
• Misc.

• Recent posts
• 2026-07-17 Meeting with Matt
• 2026-07-16 Basic Mathematics - Serge Lang
• 2026-07-16 Meeting with Tommy
• 2026-07-12 Meeting with Kevin
• 2026-07-11 Domain-Adapted LLMs for VLSI Design and Verification: A Case Study on Formal Verification
• 2026-07-11 Invited Paper: VerilogEval: Evaluating Large Language Models for Verilog Code Generation
• 2026-07-11 AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
• 2026-07-11 HierSVA: A Data Synthesis Pipeline, Dataset, and Benchmark for LLM-Driven Hierarchical Hardware Formal Verification
• 2026-07-11 OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
• 2026-07-11 FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
• See archive...
• Tags
• rss

---